|
|||||||||||
| PREV PACKAGE NEXT PACKAGE | FRAMES NO FRAMES | ||||||||||
See:
Description
| Interface Summary | |
| Addressable | Base interface for addressable components. |
| Bus | Models a bus, i.e. a connection between two system components. |
| Chip | The interface all chips in a system have to implement. |
| Debugger | Represents the interface between the debugger and the processor. |
| Forwarder | An entity that is responsible for receiving a read or write operation and forwarding that to some target. |
| Memory | Base interface for addressable components. |
| Processor | The base interface to be implemented by processor emulation engines. |
| Class Summary | |
| ArrayPort | This is a special Forwarder used for direct array forwarding. |
| Clock | The central clock management for an emulation. |
| DefaultChip | This is a helper class providing a default implementation for the memory attribute and a simple port array factory. |
| Port | A Port models a Chip's register cells. |
This package contains all classes that should be reusable for other types of emulations. If one plans to implement an entirely new emulation -- e.g. a Sinclair Spectrum -- then the interfaces and classes in this packages should be usable for defining and implementing the new system structure.
|
|||||||||||
| PREV PACKAGE NEXT PACKAGE | FRAMES NO FRAMES | ||||||||||